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Abstract: A multilevel inverter is implemented for generating the required staircase AC voltage of output from various steps of voltages of DC sources. The multilevel inverter 
gives a better harmonic spectrum and a compatible quality of output. This article delves into an analytical analysis of the total harmonic distortion (THD) of different multilevel 
inverters which employ a multicarrier PWM technique. This technique is implemented for operating the switches at their respective angle of conduction. This paper deals with 
various cascaded H-Bridge multilevel inverters (CMI) with various loads that are modelled by implementing the MATLAB/Simulink platform. The output gives a better result of the 
proposed model in terms that it is helpful towards reducing the THD and the losses of switching. 
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1 INTRODUCTION  
 
The multilevel inverter can be categorized as a power 
semiconductor device along various sources of dc voltage. 
Those sources may be a solar cell, fuel cell or a battery. 
Higher voltage and lower switching losses can be achieved 
by properly, i.e. with proper sequence, turning on and off the 
devices. There are various advantages of the multilevel 
inverter in comparison with the two-level inverter. It can 
operate over a wider range of switching frequencies. It draws 
the output current of a lower THD and generates the output 
voltage of a lower harmonic content. Additionally, it has a 
much lower common mode voltage. The PWM technique can 
be successfully applicable. It also has certain demerits that by 
increasing various switching devices, also increase the 
requirements of gate drive circuits.  Such system 
configurations become complex and by default, there is an 
increase in the cost of devices. 
The common recognized topologies of the multilevel 
inverter are known as the cascaded H-bridge and neutral 
point clamped inverters, among which the cascaded H-bridge 
inverter is popularly used for single-phase systems [1]. The 
PWM-based technique can give a better dynamic response in 
addition to the lower THD of current, and  the staircase 
modulation (SCM) based operation can also be directed 
(when required) over PWM due to having a lower burden of 
commutation, which can result in reduced switching losses 
[2-5]. The method of selected harmonic elimination (SHE), 
based upon the concept of the elimination of harmonics, 
proposed by Patel for inverters of a high-power range, offers 
enhanced operations at the lower range of the switching 
frequency by decreasing the size and price of the bulky types 
of passive filters [6-8]. These have been effectively 
implemented in various topologies of the cascaded H-bridge 
multilevel types converters, whose N-level output of ac 
voltage improves the performance of the reduced THD [8-
17]. 
The commonly implemented switching methods for a 3-
phase voltage source inverter (VSI) are the space vector pulse 
width modulation (SVPWM) techniques and the carrier pulse 
width modulation (CPWM) [18-20] and the five-phase VSI 
[18, 20-25]. The survey verifies that CPWM reigns over 
SVPWM at an increased number of phases because of its 
speed and the structure of the modular computing type [18, 
26]. However, SVPWM has greater dominance compared to 
the CPWM and sinusoidal PWM(SPWM) [18] due to its 
operational evidence such as fault-tolerant capabilities, 
common-mode voltage (CMV) and switching losses [27-29]. 
The different modulation topologies are normally computed 
by taking into account its computational capability, with 
THD being most commonly used for a specified inverter 
application [30]. Another general basis would be the 
particular harmonic amplitude limitation set up by 
exhortation and excellence such as RMS CMV [31, 32], 
IEEE Std. 519 [33], the harmonic distortion factor (HDF) 
[34], and peak common-mode voltage (CMV) [35].  
The NPC inverter initially implemented the PWM 
techniques such as a simple uniform PWM [36, 37] and the 
selective harmonic elimination PWM (SHEPWM) [38]. 
Eventually, significant research was worked out based upon 
the SHEPWM topology [37, 39, 40]. Voltage signal pulses 
have a consistent amplitude over a cycle of lines for a 
uniform nature of PWM [37]. In the sinusoidal PWM, the 
width of the pulses of voltage are sinusoidally modulated 
based on the trend of the fundamental pattern for achieving 
proper spectral properties [41-46]. 
The development of non-conventional energy resources 
at higher power and voltage levels demands a sustained 
upgrade in power electronics converters [47-50]. The 
multilevel inverter has been successfully implemented at 
higher power and voltage levels for a single/three-phase 
system utility in the last decade [51, 52]. The multilevel 
inverter topology generates more levels of voltage in a way 
that it decreases the voltage stress and THD while increasing 
the semiconductor devices [53]. During operation at the 
higher ranges of switching frequencies, these additional 
switching devices can raise the losses of power [54-56]. The 
switching frequency of SHEPWM can be regulated by a 
proper selection of the pulses of signals in preset voltage 
waveforms [57-60].  
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In the analysis, a different study is conferred with having 
a 15-level inverter by implementing an asynchronous 
machine drive having single-phase system such that it is in 
the construction stage of the inverter, 16 numbers of power 
switches (e.g. IGBTs) are implemented [61]. Hence, in this 
case, a linear pulse width modulation (LPWM) may be 
preferred for these types of 15-level inverters [61]. The 35-
level inverter can also be implemented for achieving the 
power line’s ac voltage from the solar power plant’s dc 
voltage [62].   
     There are three principal classifications of multi-level 
inverters [63]. These are known as the cascaded H-bridge 
[64] multilevel inverter, diode clamped and capacitor 
clamped [65] type. A comparison analysis of various 
multilevel inverters of the cascaded H-bridge such as the 3-
level, 5-level, 7-level, 9-level and 11-level inverter is carried 
out in this paper. The multicarrier pulse width modulation 
(PWM) technique is [65] implemented in this H-bridge. 
Through this type of the phase shifted-PWM analogy, among 
two carrier waves, the Φ1 phase displacement is achieved. It 
is represented as       






              (1) 
 
Where, m = the inverter level. In the case of the level shifted-
PWM, there will be a vertical displacement of the carrier 
signals of triangular waves. Here, carrier waves have 
identical frequency. These types of PWM are principally 
categorized into three types. These can be represented as: a 
phase disposition pulse width modulation technique (IPD-
PWM), a phase opposition disposition pulse width 
modulation technique (POD-PWM) and an alternate phase 
opposition disposition pulse width modulation technique 
(APOD-PWM).  
 
2 TOPOLOGY OF THE MULTILEVEL INVERTER  
2.1 Operational Principle  
 
 The (CMI) [66] generally consists of a certain number 
of inverters of full bridge types whose AC terminals are set 
in a series manner for synthesizing the desired output signal.  
Fig. 1 represents the general diagram of the CMI, where 
each bridge is supplied by an individual dc voltage source. 
As per from Fig. 1, for an inverter of the m-level, the inverter 
of a full bridge has [(m−1)/2] number which is joined in 
pattern of series, and also, the same value of the separate 
sources of the DC voltage is used. In this topology, 2(m−1) 
switching devices are used. CMI consists of less switching 
devices as compared to other multilevel inverter topologies. 
 
2.1 Modulation Methodology of CMI 
 
In this paper, the PWM method is used to produce the 
desired gate pulse for the switching devices. This method 
requires a fewer number of components and helps reduce the 
harmonics of a lower order. The harmonics of a higher order 
will be minimized by implementing filter circuits. Basically, 
in the sinusoidal PWM technique, there are two signals, and 
one is the reference signal (sinusoidal signal) which is 
compared with a frequency of the higher range of the carrier 
signal (triangular signal), which generates the ON and OFF 
state. The magnitude of the voltage of output can be regulated 
by adjusting the modulation index (Ml). In the case of the 
inverter of the m-level, the triangular waves of (m−1) 
numbers are compared with a sinusoidal wave.  
 
 
Figure 1 Basic structure of a CMI 
 
3 METHODOLOGY  
 
The operation of different multilevel inverters with 
different loads is done in the MATLAB Simulink. Among 
different multilevel inverters, the nine level inverter topology 
and its switching states are explained in Fig. 2 and Tab. 1 
respectively. Fig. 2 represents 9-level multilevel inverters 
which have four individual bridges and are connected in a 
series, and four dc voltage sources are given to the individual 
bridge so that each bridge can be operated by single dc 
voltage. In this case, each dc voltage value is the same, i.e. 
100 V. 
In a similar manner, other multilevel inverter topologies 
and switching states can be verified.  
 In the case of the multilevel inverter, each level indicates 
a particular voltage level in a cycle. The multilevel inverter 
of a cascaded H-bridge type produces almost sinusoidal 
waveforms by increasing the level of voltages, and it can be 
implemented in HVDC systems, high power drives, SVC, 
renewable energy systems, traction drive systems, etc. It can 
be also used in variable speed drive induction motors that 
have a medium voltage range of an induction motor.  
In the 9-level multilevel inverter, there is series 
connection of four numbers of full bridges that have a single 
phase [67]. The 9-level inverter has a voltage of output of 
nine values. These are:  zero, Vdc, 2Vdc, 3Vdc, 4Vdc, −Vdc, 
−2Vdc, −3Vdc, −4Vdc [68], which is why it is called a 9-level 
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inverter. To get the output DC voltage Vdc, the semiconductor 
switches a, d, g, h, k, l, o, p should be turned ON. In this 
switching pattern, for getting a desired step voltage, there 
should be eight semiconductor switches turned ON. 
Similarly, other voltage of output can also be computed by 
using the pattern of switching shown in Tab. 1.  
 
 
Figure 2 MATLAB model of a 9-level inverter 
 
Table 1 The 9-level inverter switching states [72] 
DC Voltage a b c d e f g h i j k l m n o p 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Vdc 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 
2Vdc 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 
3Vdc 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 1 
4Vdc 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 
3Vdc 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 1 
2Vdc 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 
Vdc 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
−Vdc 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 
−2Vdc 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 
−3Vdc 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 0 
−4Vdc 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 
−3Vdc 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 0 
−2Vdc 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 
−Vdc 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
 
4 SIMULATION RESULTS  
 
The simulations of different multilevel inverters, as 
discussed above, are computed through the MATLAB 
Simulation and the desired performances are verified. The 
THD is analysed for different multilevel inverters with 
different loads.  
  
 4.1 Phase – Shifted PWM Technique 
 
In this method, the triangular waves will be phase 
displaced by a certain phase angle Φ1 between the adjacent 
triangular waves. The phase angle Φ1 can be calculated as per 
Eq. (1). 
  
Figure 3 Simulation of a PWM topology 
 
Fig. 3 represents the PWM method of a 5-level inverter, 
where the signal of a sinusoidal wave is compared with four 
high frequency triangular signals. It gives an idea of pulse 
generation for a 5-level inverter. It is produced by 
juxtaposing the sinusoidal signal with four high frequency 
carrier triangular signals. In a similar way, the gate pulse can 
be generated by juxtaposing a number of triangular waves 
with a sinusoidal reference wave for other multilevel 
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inverters. The harmonic spectrum present at the output 
voltage can be analysed through the FFT analysis. Fig. 4 
represents the 3-level inverter's output voltage, and by 
carrying out the FFT analysis, the THD value is 56.13%. Fig. 
5 shows a 5-level CMI whose THD value is 30.31%. Figure 
6 shows a 7-level phase shift multilevel inverter whose THD 
value is 20.22%. Similarly, Figs. 7 shows a 9-level phase 
shift multilevel inverter, and by doing the FFT analysis, its 
THD value is 15.3%. As previously stated in the preceding 
figures, Fig. 8 shows an 11-level inverter that uses the phase 




Figure 4 Output voltage’s FFT analysis of a 3-level inverter [70, 71] 
  
 
Figure 5 Output voltage’s FFT analysis of a 5- level inverter [70, 71]  
 
 
Figure 6 Output voltage’s FFT analysis of a 7-level inverter [70, 71] 
 
 
Figure 7 Output voltage’s FFT analysis of a 9-level inverter [70, 71]   
 
 
Figure 8 Output voltage’s FFT analysis of an 11-level inverter [71] 
  
4.2 Level–Shifted PWM Technique 
 
In this case, there is a vertical shift of the triangular 
waves, and their peak to peak amplitude – including the 
frequency – is the same. There are mainly three types of 
strategies and they can be represented as: 1) in phase 
disposition (IPD) [72], 2) phase opposition disposition 
(POD) [72] and 3) alternate phase opposition disposition 
(APOD) [72] PWM technique.  
  
4.2.1 IPD-PWM Technique 
 
Carrier waves are here in [73] the same phase.  
 
 
Figure 9 Gate pulse generation of an 11-level inverter [77] 
 
Fig. 9 represents the gate pulse generated by comparing 
ten triangular waves with one sinusoidal wave, where each 
triangular wave has some magnitude for an in phase 
Manoj Kumar Sahu et al.: THD Analysis of a Seven, Nine, and Eleven Level Cascaded H-Bridge Multilevel Inverter for Different Loads 
518                                                                                                                                                                               TECHNICAL JOURNAL 14, 4(2020), 514-523 




Figure 10 Output voltage’s FFT analysis of a 3-level inverter [70, 71] 
 
In a similar manner, the firing pulse can be generated for 
other multilevel inverter topologies. The harmonic quantity 
present in the output voltage can be evaluated through the 
FFT analysis. Fig. 10 represents the THD value of a 3-level 
inverter by doing the FFT analysis. The THD value is 
54.98%. Fig. 11 represents the THD value of a 5-level 
inverter by using the IPD-PWM technique. The THD value 
is 28.75% by doing the FFT analysis. 
 
 
Figure 11 Output voltage’s FFT analysis of a 5-level inverter [70, 71] 
 
 
Figure 12 Output voltage’s FFT analysis of a 7-level inverter [70, 71] 
 
Fig. 12 represents the THD value of a 7-level inverter, 
which is 17.48% by doing the FFT analysis. Fig. 13 
represents the THD value of a 9-level inverter, which is 
14.4% by using the IPD technique. Fig. 14 represents the 
THD value of an 11-level inverter by implementing the IPD-
PWM technique. Therefore, by doing the FFT analysis, the 
THD value is 11.11%. 
 
 
Figure 13 Output voltage’s FFT analysis of a 9-level inverter [70, 71] 
 
 
Figure 14 Output voltage’s FFT analysis of an 11-level inverter [70, 71] 
 
4.2.2  POD-PWM Technique 
 
Here, all carrier [74] waves are in the same phase on the 
top and bottom sides of the zero reference and of the 180° 
phase displacement.  
 
 
Figure 15 Gate pulse generation of a 7-level inverter [77] 
 
Fig. 15 represents the gate pulse generation of a 7-level 
inverter by using the POD technique, where the firing angle 
is generated by comparing six high frequency triangular 
signals with a fundamental sinusoidal signal. In a similar 
way, the gate pulse can be generated for other inverters. The 
presences of harmonics in the output voltage are calculated 
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through the FFT analysis. Fig. 16 represents the THD of the 
output voltage of a 3-level inverter as 56.03% by doing the 
FFT analysis. 
Similarly, Fig. 17 represents the THD value of a 5-level 
inverter, which is 30.63%. Fig. 18 represents the distortion 
value of the output voltage of a 7-level inverter, which is 
calculated as 18.12% through the FFT analysis. Fig. 19 
represents the THD value of a 9-level inverter, which is 
17.62%. Fig. 20 represents the output voltage’s THD value 
of an 11-level inverter by using the POD-PWM technique 
and the THD value obtained by the FFT analysis is 11.40%. 
 
 
Figure 16 Output voltage’s FFT analysis of a 3- level inverter [70, 71] 
 
 
Figure 17 Output voltage’s FFT analysis of a 5-level inverter [70, 71] 
 
 
Figure 18 Output voltage’s FFT analysis of a 7- level inverter [70, 71] 
 
 
Figure 19 Output voltage’s FFT analysis of a 9-level inverter [70, 71] 
 
 
Figure 20 Output voltage’s FFT analysis of an 11-level inverter [71] 
 
4.2.3  APOD-PWM technique 
 




Figure 21 Gate pulse generation of an 11-level inverter [77] 
 
Fig. 21 shows the firing angle generated by using the 
APOD technique of an 11-level inverter, where ten numbers 
of signals of high frequency are juxtaposed with a reference 
signal of the sinusoidal wave to get the desired gate pulse. 
Fig. 22 shows the THD value of a 3-level inverter, where the 
THD value is 58.33% by doing the FFT analysis.  Fig. 23 
represents the THD value of the output voltage of a 5-level 
inverter, which is 31.42% by using the APOD-PWM 
technique. Fig. 24 represents the distortion value of a 7-level 
inverter's output voltage, which is 19.77% by doing FFT 
analysis.  Fig. 25 represents the percentage of the THD value 
of the output voltage of a 9-level inverter, which is 16.43%. 
Fig. 26 shows the THD value of the output voltage of an 11-
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level inverter by using the APOD-PWM technique, which is 
calculated as 12.29% through the FFT analysis. 
 
 
Figure 22 Output voltage’s FFT analysis of a 3- level inverter [70, 71] 
 
 
Figure 23 Output voltage’s FFT analysis of a 5-level inverter [70, 71] 
 
 
Figure 24 Output voltage’s FFT analysis of a 7-level inverter [70, 71] 
 
In the case of both the R-load and the R-L load, the 
harmonic quantity is the same at the output phase voltage. 
However, the THD value for current is different for both the 
R-load and the R-L load. In the case of the R-load, voltage 
and current are in same phase [76], which is why the THD 
value is same for both the phase voltage and output current. 
 
Figure 25 Output voltage’s FFT analysis of a 9-level inverter [70, 71] 
 
 
Figure 26 Output voltage’s FFT analysis of an 11-level inverter [75] 
 
Table 2 THD analysis of different multilevel inverters with an [75] R- load and 
without a filter [77] 
Phase Voltage IPD POD APOD Phase shifted (PS) 
3 Level 54.98% 56.03% 58.34% 56.13% 
5 Level 28.75% 30.63% 31.42% 30.31% 
7 Level 17.48% 18.12% 19.77% 20.22% 
9 Level 14.4% 17.62% 16.43% 15.3% 
11 Level 11.11% 11.41% 12.3% 13.21% 
 
Table 3 THD analysis of different multilevel inverters with an R- load and with a 
filter circuit [77] 
Phase Voltage IPD POD APOD Phase Shifted (PS) 
3 Level 2.28% 2.36% 2.51% 2.34% 
5 Level 1.35% 1.36% 1.38% 0.78% 
7 Level 1.32% 1% 0.97% 0.53% 
9 Level 0.76% 0.83% 0.95% 0.37% 
11 Level 0.67% 0.65% 1% 0.23% 
 
Table 4 THD analysis of different multilevel inverters with an R-L load and without 
a filter [77] 
Output Current IPD POD APOD Phase Shifted (PS) 
3 Level 2.68% 2.83% 3% 2.73% 
5 Level 1.64% 1.63% 1.67% 1% 
7 Level 1.59% 1.23% 1.21% 0.76% 
9 Level 1% 1.06% 1.19% 0.62% 
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5 CONCLUSION 
 
This paper focuses on seven, nine, and eleven-level 
multilevel inverters, in addition to three and five-level 
multilevel inverters with different loads. By analysing the 
THD value for different multilevel inverters, it has been 
concluded that by increasing the level number, the %THD 
value decreases. Harmonics can further be decreased by 
using the appropriate filter circuit. It is observed that among 
all simulated multilevel inverters discussed in this paper, the 
cascaded 11-level multilevel inverter with the IPD 
modulation technique gives a better THD result at the output 
phase voltage. The computation of the generation of a signal 
in the IPD modulation is simpler than other discussed 
modulations. The harmonics present in the output current in 
the case of the R-L load can also minimized by increasing the 
number of levels. It can also be further decreased by 
implementing a compatible filter circuit. The multilevel 
inverter reduces the THD value to large extents, hence why 
the filter size is also reduced. The multilevel inverter can be 
implemented where the quality of the output is the primary 
need. 
 
6 REFERENCES  
 
[1]  Barbie, E., Rabinovici, R., & Kuperman, A. (2019). Closed-
Form Analytic Expression of Total Harmonic Distortion in            
Single-Phase Multilevel Inverters with Staircase Modulation, 
IEEE Transactions on Industrial Electronics, 67(6), 5213-
5216. https://doi.org/10.1109/TIE.2019.2922934 
[2]  Rodriguez, J., Lai, J. S., & Peng, F. Z. (2002). Multilevel 
inverters: a survey of topologies, controls, and applications. 
IEEE Trans.  Ind. Electron., 49(4), 724-738.  
 https://doi.org/10.1109/TIE.2002.801052 
[3]  Rodriguez, J., Franquelo, L. G., Kouro, S., Leon, J. I., Portillo, 
R. C., & Martin, M. A. (2009). Multilevel converters: An 
enabling technology for high power applications. Proc. IEEE, 
97(11), 1786-1817. https://doi.org/10.1109/JPROC.2009.2030235 
 [4]  Rodriguez, J., Bernet, S., Wu, B., Pontt, J. O., & Kouro, S. 
(2007). Multilevel voltage-source-converter topologies for 
industrial medium-voltage drives. IEEE Trans. Ind. Electron., 
54(6), 2930-2945.  https://doi.org/10.1109/TIE.2007.907044 
 [5]  Holmes, D. G., & Lipo, T. A. (2003). Pulse width modulation 
for power converters: Principles and practice. IEEE Press. 
 https://doi.org/10.1109/9780470546284 
[6]  Patel, H. S., & Hoft, R. G. (1973). Generalized harmonic 
elimination and voltage control in thyristor converters: Part I— 
Harmonic elimination. IEEE Trans. Ind. Appl., IA-9(3), 310-
317. https://doi.org/10.1109/TIA.1973.349908 
[7]  Patel, H. S., & Hoft, R. G. (1974). Generalized harmonic 
elimination and voltage control in thyristor converters: Part 
II—Voltage control technique. IEEE Trans. Ind. Appl., IA-
10(5), 666-673. https://doi.org/10.1109/TIA.1974.349239 
[8]  Buccella, C., Cecati, C., Cimoroni, M. G., & Razi, K. (2014). 
Analytical Method for Pattern Generation in Five-Level 
Cascaded H-Bridge Inverter Using Selective Harmonic 
Elimination. IEEE Transactions on Industrial Electronics, 
61(11), 5811-5819. https://doi.org/10.1109/TIE.2014.2308163 
 [9] Napoles, J., Watson, A., Padilla, J., Leon, J., Franquelo, L., 
Patrick, W., & Aguirre, M. (2013). Selective harmonic 
mitigation technique for cascaded H-bridge converters with 
non-equal DC link voltages. IEEE Trans. Ind. Electron., 60(5), 
1963-1971. https://doi.org/10.1109/TIE.2012.2192896 
[10] Napoles, J., Leon, J. I., Portillo, R., Franquelo, L. G., & 
Aguirre, M. A. (2010).  Selective harmonic mitigation 
technique for high-power converters. IEEE Trans. Ind. 
Electron., 57(7), 2315-2323.  
 https://doi.org/10.1109/TIE.2009.2026759 
[11] Franquelo, L. G., Napoles, J., Portillo, R., Leon, J. I., & 
Aguirre, M. A. (2007). A flexible selective harmonic mitigation 
technique to meet grid codes in three-level PWM converters. 
IEEE Trans. Ind. Electron., 54(6), 3022-3029.  
 https://doi.org/10.1109/TIE.2007.907045 
[12] Gopakumar, K., Azeez, N. A., Mathew, J., Dey, A., & 
Kazmierkowski, M. (2014). A medium voltage inverter fed IM 
drive using multilevel 12-sided polygonal vectors, with nearly 
constant switching frequency current hysteresis controller. 
IEEE Trans. Ind. Electron., 61(4), 1700-1709.  
 https://doi.org/10.1109/TIE.2013.2266083 
[13] Sanzhong, B., & Lukic, S. M. (2013). New method to achieve 
AC harmonic elimination and energy storage integration for 
12-pulse diode rectifiers. IEEE Trans. Ind. Electron., 60(7), 
2547-2554. https://doi.org/10.1109/TIE.2012.2196903 
[14] Filho, F., Maia, H. Z., Mateus, T. H. A., Ozpineci, B., Tolbert, 
L. M., & Pinto, J. O. P. (2013). Adaptive selective harmonic 
minimization based on ANNs for cascade multilevel inverters 
with varying DC sources. IEEE Trans. Ind. Electron., 60(5), 
1955-1962. https://doi.org/10.1109/TIE.2012.2224072 
[15] Pulikanti, S. R., Konstantinou, G., & Agelidis, V. G. (2013). 
Hybrid seven-level cascaded active neutral-point-clamped-
based multilevel converter under SHE-PWM. IEEE Trans. Ind. 
Electron., 60(11), 4794-4804.  
 https://doi.org/10.1109/TIE.2012.2218551 
[16] Guzman, J. I., Melin, P. E., Espinoza, J. R., Moran, L. A., 
Baier, C. R., Munoz, J. A., & Guinez, G. A. (2013). Digital 
implementation of selective harmonic elimination techniques 
in modular current source rectifiers. IEEE Trans. Ind. 
Informat., 9(2), 1167-1177.  
https://doi.org/10.1109/TII.2012.2210232 
[17] Lai, J. S., & Peng, F. Z. (1996). Multilevel converters—A new 
breed of power converters. IEEE Trans. Ind. Appl., 32(3), 509-
517. https://doi.org/10.1109/28.502161 
[18] Chikondra, B., Muduli, U. R., Behera, R. K. (2020). 
Performance comparison of Five-phase three-level NPC to 
Five-phase Two-level VSI. IEEE Transactions on Industry 
Applications, 56(4), 3767-3775.   
 https://doi.org/10.1109/TIA.2020.2988014 
[19] Bose, B. K., & Sutherland, H. A. (1983). A high-performance 
pulse width modulator for an inverter-fed drive system using a 
micro computer. IEEE Trans. Ind. Appl., IA-19(2), 235-243.  
 https://doi.org/10.1109/TIA.1983.4504187 
[20] Das, S., Narayanan, G., &Pandey, M. (2014). Space-vector-
based hybrid pulse width modulation techniques for a three-
level inverter. IEEE Trans. Power Electron., 29(9), 4580-4591. 
 https://doi.org/10.1109/TPEL.2013.2287095  
[21] Iqbal, A. & Levi, E. (2005). Space vector modulation schemes 
for a five phase voltage source inverter. In 2005 European 
Conference on Power Electronics and Applications, 1-12.  
 https://doi.org/10.1109/EPE.2005.219194 
[22] Lopez, O., Alvarez, J., Gandoy, J. D., & Freijedo, F. D.  (2009). 
Multilevel multiphase space vector PWM algorithm with 
switching state redundancy.  IEEE Trans. Ind. Electron, 56(3), 
792-804. https://doi.org/10.1109/TIE.2008.2004390 
[23] Dujic, D., Jones, M., & Levi, E. (2009). Analysis of output 
current ripple RMS in multiphase drives using space vector 
approach. IEEE Trans. Power Electron., 24(8), 1926-1938. 
 https://doi.org/10.1109/TPEL.2009.2017746 
[24] Gao, L., & Fletcher, J. E. (2010). A space vector switching 
strategy for three level five-phase inverter drives. IEEE Trans. 
Ind. Electron., 57(7), 2332-2343.  
Manoj Kumar Sahu et al.: THD Analysis of a Seven, Nine, and Eleven Level Cascaded H-Bridge Multilevel Inverter for Different Loads 
522                                                                                                                                                                               TECHNICAL JOURNAL 14, 4(2020), 514-523 
 https://doi.org/10.1109/TIE.2009.2033087 
[25] Bharatiraja, C., Jeevananthan, S., & Munda, J. L. (2018). A 
timing correction algorithm-based extended SVM for three-
level neutral-point-clamped MLI in over modulation zone.  
IEEE J. Emerg. Selec. Topic. Power Electron., 6(1), 233-245. 
 https://doi.org/10.1109/JESTPE.2017.2723518 
[26] Liu, Z., Zheng, Z., Sudhoff, S. D., Gu, C., & Li, Y.  (2016). 
Reduction of common-mode voltage in multiphase two-level 
inverters using SPWM with phase-shifted carriers. IEEE 
Trans. Power Electron., 31(9), 6631-6645. 
 https://doi.org/10.1109/TPEL.2015.2499380 
[27] Dordevic, O., Jones, M., & Levi, E. (2013). A comparison of 
carrier-based and space vector PWM techniques for three-level 
five-phase voltage source inverters. IEEE Trans. Ind. 
Informat., 9(2), 609-619. https://doi.org/10.1109/TII.2012.2220553 
[28] K. K. N. & Sivakumar, K. (2015). A quad two-level inverter 
configuration for four-pole induction-motor drive with single 
DC link. IEEE Trans. Ind. Electron., 62(1), 105-112. 
 https://doi.org/10.1109/TIE.2014.2327577 
[29] Tan, C., Xiao, D., Fletcher, J. E., & Rahman, M. F. (2016).  
Analytical and experimental comparison of carrier-based 
PWM methods for the five-phase coupled-inductor inverter. 
IEEE Trans. Ind. Electron., 63(12), 7328-7338. 
 https://doi.org/10.1109/TIE.2016.2592860 
[30] Farokhnia, N., Vadizadeh, H., Fathi, S., & Anvariasl, F.  
(2011). Calculating the formula of line-voltage thd in 
multilevel inverter with unequal dc sources. IEEE Transactions 
on Industrial Electronics, 58(8), 3359-3372. 
 https://doi.org/10.1109/TIE.2010.2089938 
[31] Dagan, K. J., & Rabinovici, R. (2015). Criteria- Based 
Modulation for Multilevel Inverters. IEEE Transactions on 
Power Electronics, 30(9), 5009-5018.   
 https://doi.org/10.1109/TPEL.2014.2362171 
[32] Lai, Y. S., Chen, P. S., Lee, H. K., & Chou, J. (2004). Optimal 
common-mode voltage reduction PWM technique for inverter 
control with consideration of the dead-time effects-part ii: 
applications to IM drives with diode front end. IEEE 
Transactions on Industry Applications, 40(6), 1613-1620.  
 https://doi.org/10.1109/TIA.2004.836151 
[33] IEEE Recommended Practices and Requirements for 
Harmonic Control in Electrical Power Systems, IEEE Std 519-
1992.  
[34] Dahidah, M., Konstantinou, G., Flourentzou, N., & Agelidis, 
V. (2010). On comparing the symmetrical and non-
symmetrical selective harmonic elimination pulse-width 
modulation technique for two-level three-phase voltage source 
converters. IET Power Electronics, 3(6), 829-842. 
 https://doi.org/10.1049/iet-pel.2009.0306 
[35] Hava, A. M. & Üm, E. (2011). A high-performance PWM 
algorithm for common-mode voltage reduction in three-phase 
voltage source inverters. IEEE Transactions on Power 
Electronics, 26(7), 1998-2008. 
 https://doi.org/10.1109/TPEL.2010.2100100 
[36] Das, S., & Narayana, G. (2012). Novel switching sequences for 
a space-vector modulated three-level inverter. IEEE 
Transactions on Industrial Electronics, 59(3), 1477-1487.  
 https://doi.org/10.1109/TIE.2011.2163373   
[37] Bhagwat, P. M. & Stefanovic, V.R. (1983). Generalized 
structure of a multilevel PWM inverter. IEEE Trans. Ind. Appl., 
IA-19(6), 1057-1069. https://doi.org/10.1109/TIA.1983.4504335 
[38] Nabae, A., Takahashi, I., & Akagi, H. (1981). A new neutral-
point-clamped PWM inverter. IEEE Trans. Ind. Appl., IA-
17(5), 518-523. https://doi.org/10.1109/TIA.1981.4503992 
[39] Fei, W., Du, X., & Wu, B. (2010). A generalized half-wave 
symmetry SHE-PWM formulation for multilevel voltage 
inverter. IEEE Trans. Ind. Electron., 57(9), 3030-3038. 
 https://doi.org/10.1109/TIE.2009.2037647 
[40] Zhang, Y., Zhao, Z., & Zhu, J. (2011). A hybrid PWM applied 
to high power three-level inverter-fed induction motor drives. 
IEEE Trans. Ind. Electron., 58(8), 3409-3420. 
 https://doi.org/10.1109/TIE.2010.2090836 
[41] Carrara, G., Gardella, S., Marchesoni, M., Salutari, R., & 
Sciutto, G. (1992). A new multilevel PWM method: A 
theoretical analysis. IEEE Trans.Power Electron., 7(3), 497-
505. https://doi.org/10.1109/63.145137 
[42] McGrath, B. P. & Holmes, D. G. (2002). Multicarrier PWM 
strategies for multilevel inverters. IEEE Trans. Ind. Electron., 
49(4), 858-867. https://doi.org/10.1109/TIE.2002.801073 
[43] Banerjee, D., Ghosh, R., Narayanan, G., & Ranganathan, V. T. 
(2005). Comparison of various sine-triangle PWM techniques 
for three level voltage source inverters in space vector domain. 
In Proc. NPEC, IIT Kharagpur, West Bengal, India, Dec. 2005. 
[44] Wang, F. (2002). Sine-triangle vs. space vector modulation for 
three-level PWM voltage source inverters, IEEE Trans. Ind. 
Appl., 38(2), 500-506. https://doi.org/10.1109/28.993172 
[45] Yao, W. X., Hu, H. B., & Lu, Z. Y. (2008). Comparisons of 
space-vector modulation and carrier-based modulation of 
multilevel inverter. IEEE Trans. Power Electron., 23(1), 45-
51. https://doi.org/10.1109/TPEL.2007.911865 
[46] Pereira, I.  & Martins, A. (2009). Multicarrier and space vector 
modulation for three-phase NPC converters: A comparative 
analysis.  In Proc. 13th EPE, Barcelona, Spain, Sep. 2009, 9, 
2435-2444.  
[47] Franquelo, L. G., Rodriguez, J., Leon, J. I., Kouro, S., Portillo, 
R., & Prats, M. A. (2008). The age of multilevel converters 
arrives. IEEE industrial electronics magazine, 2.  
 https://doi.org/10.1109/MIE.2008.923519 
[48] Wu, F., Li, X., Feng, F., & Gooi, H. B. (2017). Multi-topology-
Mode Grid Connected Inverter to Improve Comprehensive 
Performance of Renewable Energy Source Generation System. 
IEEE Transactions on Power Electronics, 32, 3623-3633.  
 https://doi.org/10.1109/TPEL.2016.2589974 
[49] Xiao, B., Hang, L., Mei, J., Riley, C., Tolbert, L. M. & 
Ozpineci, B. (2015). Modular cascaded H-bridge multilevel PV 
inverter with distributed MPPT for grid-connected 
applications. IEEE Transactions on Industry Applications, 51, 
1722-1731. https://doi.org/10.1109/TIA.2014.2354396 
[50] Vahedi, H., Sharifzadeh, M., & Al-Haddad, K. (2018). 
Modified Seven Level Pack U-Cell Inverter for Photovoltaic 
Applications. IEEE Journal of Emerging and Selected Topics 
in Power Electronic, 6(3), 1508-1516.  
 https://doi.org/10.1109/JESTPE.2018.2821663 
[51] Vahedi, H., P.-A. Labbé, P. A., & Al-Haddad, K. (2016). 
Sensor-Less Five-Level Packed U-Cell (PUC5) Inverter 
Operating in Stand-Alone and Grid Connected Modes. IEEE 
Transactions on Industrial Informatics, 12, 361-370. 
 https://doi.org/10.1109/TII.2016.2578183 
[52] Elias, M. F. M., Rahim, N. A., Ping, H. W., & Uddin, M. N.  
(2014). Asymmetrical cascaded multilevel inverter based on 
transistor clamped H-bridge power cell. IEEE Transactions on 
Industry Applications, 50, 4281-4288. 
 https://doi.org/10.1109/TIA.2014.2346711 
[53] Sharifzadeh, M., Vahedi, H., Al-Haddad, K. (2018). New 
Constraint in SHE-PWM for Single Phase Inverter 
Applications. IEEE Transactions on Industry Applications, 
54(5), 4554-4562. https://doi.org/10.1109/TIA.2018.2831177 
[54] Vahedi, H. & Al-Haddad, K. (2016). Real-time implementation 
of a seven level packed u-cell inverter with a low-switching-
frequency voltage regulator. IEEE Transactions on Power 
Electronics, 31, 5967-5973. 
 https://doi.org/10.1109/TPEL.2015.2490221 
[55] Edpuganti, A. & Rathore, A. K. (2015). Fundamental switching 
frequency optimal pulsewidth modulation of medium-voltage 
Manoj Kumar Sahu et al.: THD Analysis of a Seven, Nine, and Eleven Level Cascaded H-Bridge Multilevel Inverter for Different Loads 
TEHNIČKI GLASNIK 14, 4(2020), 514-523      523 
cascaded sevenlevel inverter. IEEE Transactions on Industry 
Applications, 51, 3485-3492. 
 https://doi.org/10.1109/TIA.2015.2394485 
[56] Vahedi, H., Sharifzadeh, M., & Al-Haddad, K.  (2017). 
Topology and control analysis of single-DC-source five-level 
packed U-cell inverter (PUC5). in Industrial Electronics 
Society, IECON 2017-43rd Annual Conference of the IEEE, 
8691-8696. https://doi.org/10.1109/IECON.2017.8217527 
[57] Yang, K., Chen, L., Zhang, J., Hao, J., & Yu, W.  (2016). 
Parallel resultant elimination algorithm to solve the selective 
harmonic elimination problem. IET Power Electronics, 9, 71-
80. https://doi.org/10.1049/iet-pel.2015.0070 
[58] Dahidah, M. S., Konstantinou, G., & Agelidis, V. G. (2015). A 
review of multilevel selective harmonic elimination PWM: 
formulations, solving algorithms, implementation and 
applications. IEEE Transactions on Power Electronics, 30, 
4091-4106. https://doi.org/10.1109/TPEL.2014.2355226 
[59] Wang, J. & Ahmadi, D.  (2010). A precise and practical 
harmonic elimination method for multilevel inverters. IEEE 
transactions on industry applications, 46, 857-865. 
 https://doi.org/10.1109/TIA.2010.2041620 
[60] Yang, K., Zhang, Q., Zhang, J., Yuan, R., Guan, Q., & Yu, W. 
(2017). Unified selective harmonic elimination for multilevel 
converter. IEEE Transactions on Power Electronics, 32, 1579-
1590. https://doi.org/10.1109/TPEL.2016.2548080 
[61] Can, E. (2018). Analysis and performance with vertical divided 
multilevel voltage on phase of induction engine. Tehnički 
vjesnik, 25(3), 687-693. 
 https://doi.org/10.17559/TV-20170425110919 
[62] Can, E. (2018). The modeling and analysis of a power 
transmission line supplied by a solar power plant. Tehnički 
glasnik, 12(3), 124-130. 
https://doi.org/10.31803/tg-20180521111744 
[63] Khamooshi, R., & Namadmalan, A.  (2016). Converter 
Utilization Ratio Assessment for THD Optimization in 
Cascaded H-Bridge Multi-level Inverters. IET Power 
Electronics, 9(10). https://doi.org/10.1049/iet-pel.2015.0787 
[64] Solanki, V. K., Hoang, M. K., Lu, Z., & Pattnaik, P. K. (Eds.). 
(2020). Intelligent Computing in Engineering. Springer 
Science and Business Media LLC. 
 https://doi.org/10.1007/978-981-15-2780-7 
[65] Das, K. N., Bansal, J. C., Deep, K., Nagar, A. K., 
Pathipooranam, P., & Naidu, R. C. (Eds.). (2020). Soft 
Computing for Problem Solving. Springer Science and 
Business Media LLC, 2. 
 https://doi.org/10.1007/978-981-15-0184-5 
[66] Gholinezhad, J. & Noroozian, R. (2012). Application of 
cascaded H-bridge multilevel inverter in DTC-SVM based 
induction motor drive. 3rd Power Electronics and Drive 
Systems Technology (PEDSTC), 2012. 
 https://doi.org/10.1109/PEDSTC.2012.6183311 
[67] Angulo, M., Lezana, P., Kouro, S., Rodriguez, J., & Wu, B. 
(2007). Level-shifted PWM for Cascaded Multilevel Inverters 
with Even Power Distribution. IEEE Power Electronics 
Specialists Conference, 2007. 
 https://doi.org/10.1109/PESC.2007.4342382 
[68] Biju, K. & Ramchand, R. (2018). Control strategy for single 
phase cascaded nine-level inverter with sinusoidal pulse width 
modulation using LPC 1769 ARM cortex-M3 Microcontroller. 
International Journal of Power Electronics, Inder Science 
Publishers, 9(4), 349-365. 
 https://doi.org/10.1504/IJPELEC.2018.095081 
[69] Payami, S., Behera, R. K., Iqbal, A., & Al-Ammari, R. (2015). 
Common-Mode Voltage and Vibration Mitigation of a Five-
Phase Three-Level NPC Inverter-Fed Induction Motor Drive 
System.  IEEE Journal of Emerging and Selected Topics in 
Power Electronics, 3(2), 349-361. 
 https://doi.org/10.1109/JESTPE.2014.2313153 
[70] Bhanutej, J. N. & Naidu, R. C. (2020). A 7-level Inverter with 
Multi-Carrier Pulse Width Modulation Technique for PV 
Systems.  International Journal of Innovative Technology and 
Exploring Engineering (IJITEE), 9(4), 2818-2822. 
 https://doi.org/10.35940/ijitee.C8543.029420 
[71] Kumar, K. S., Edward, J. B., Chimonyo, K., & Rushambwa,  
M. C. (2018). Implementation of Single Phase Cascaded H-
Bridge Nine Level Inverter and Simulation Study with PI 
Controller. International Conference on Smart Grid and Clean 
Energy Technologies (ICSGCE), 2018. 
[72] Sundar, R., Gnanavel, C., & Muthukumar, P. (2019).  A Unique 
Single Source Nine Level Inverter with Reduced Switching 
Devices for Single Phase AC Applications.  International 
Journal of Engineering and Advanced Technology (IJEAT), 
9(2), 4098-4101. https://doi.org/10.35940/ijeat.B4953.129219 
[73] Manjesh, Ananda, A. S., Bhoi, A. K., & Sherpa, K. S. (2018), 
Evaluation of harmonics and THD in Five-phase inverter 
constructed with high-pass filter by MATLAB Simulation. 
Advances in Systems, Control and Automation", Springer 
Science and Business Media LLC. 
 https://doi.org/10.1007/978-981-10-4762-6_1 
[74] Teja, R. R., Sateesh, C., & Chowdari, M. A. (2016). Single 
Phase 9- Level Symmetrical Cascaded H-Bridge Inverter for 
different PWM techniques. International Conference on 
Electrical Power and Energy Systems (ICEPES), IEEE 
Conference, 2016. https://doi.org/10.1109/ICEPES.2016.7915972 
[75] Puse, P. B.  & Bhasme, N. R. (2020). Performance Analysis of 
Three Phase Multilevel Inverter with SPWM Techniques used 
in Railway System. International Journal of Engineering and 
Advanced Technology (IJEAT), 9(3), 2964-2971. 
 https://doi.org/10.35940/ijeat.A1449.029320 
[76] Chakraborty, S., Reza, S. M. S., Hasan, W., & Abdur Razzak, 
M. (2015). Design of a transformer-less single switch-mode 
photovoltaic grid-connected boost inverter with immittance 
conversion topology. IEEE Innovative Smart Grid 
Technologies - Asia (ISGT ASIA), 2015. 
 https://doi.org/10.1109/ISGT-Asia.2015.7387189 
[77] Sahu, M. K., Biswal, M., Jena, R. K., & Malla, J. M. R. (2020). 
Simulation of different levels of multilevel inverter using 
Cascaded H-Bridge for various loads. TEST Engineering & 
Management, 83(May-June 2020), 7527-7535.   
[78] Malarvizhi, M. & Gnanambal, I. (2014). Harmonics 
elimination in multilevel inverter with unequal DC sources by 
fuzzy-ABC algorithm. Journal of Experimental & Theoretical 






Manoj Kumar Sahu, Associate Professor, PhD  
(Corresponding Author) 
Department of Electrical Engineering,  
Centre for Advanced Post Graduate Studies,  




Madhusmita Biswal, Mrs., Assistant Training Officer  
Government ITI Berhampur,  
Berhampur, Odisha-769015, India 
 
Jagan Mohana Rao Malla, Mr., Assistant Professor  
Department of Electronics and Communication Engineering, 
Rishi Institute of Engineering and Technology for Woman,  
Kukatpally, Hyderabad-500090, India 
E-mail: nitya5311@gmail.com 
